



LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2
LAYER 5 : SVCC
LAYER 6 : BOT



+3V 4,10,11,12,13,14,15,17,18,19,20,21,25,26,27,28,29,31,32,33,34,35,41,44,49
+1.0V 4,6,35,40
+VCCSTPLL 4,5,6,9,40,41


HDMI

27 IN_D2# IN_D2# E55
27 IN_D2 IN_D2# F55
27 IN_D1# IN_D1# F58
27 IN_D1 IN_D1# F58
27 IN_D0# IN_D0# G53
27 IN_D0 IN_D0# F56
27 IN_CLK# IN_CLK# G56
27 IN_CLK IN_CLK# G56




Justsurport FHD 1920x1080

Reserve EDP_HPD opposites circuit!



eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms




Close to EC



Processor pull-up (CPU)
TO BE REPLACED WITH 1K OHMS FOR SKL.
470 OHM IS FOR I/P

PLACE NEAR CPU


XDP_TMS_CPU R17 *51.4
XDP_TDI_CPU R19 *51.4
XDP_TDO_CPU R20 *51.4

H_PROCHOT# R21 1K 4
XDP_TCK0 R22 51.4
XDP_TRST#_CPU R23 51.4






PCH Pull-high/low(CLG)




For DS3 Sequence







PLTRST#(CLG)

Check Rise/Fall time less than 100ns




System PWR_OK(CLG)






Layout note: need routing together and ALERT need between CLK and DATA.







Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed

+VCCGT 41,43
+VCC_CORE 5,41,42
+1.2VUS 3,6,17,18,38,40,46



Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTX}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed


U1R
SKL_ULT ? Need apply PNU1P
SKL_ULT ? Need apply PNU1Q
SKL_ULT ? Need apply PN




Processor Strapping The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	

+3V_DEEP_SUS 4,11,12,14,15,18
 +3V 2,4,11,12,13,14,15,17,18,19,20,21,25,26,27,28,29,31,32,33,34,35,41,44,49
 +5V 25,26,27,31,32,34,49
 +1.0V 2,4,6,35,40
 +3VSS 4,15,34,35,37,38,39,40,46,49



GPIO Pull UP



PCH SPI ROM(CLG)

Quanta Confidential


Vendor	Size	P/N
ON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023

35 PCH_SPI_CS0#_R
 35 PCH_SPI_CLK_R
 35 PCH_SPI_SI_R
 35 PCH_SPI_SO_R

need place to TOP


TP17 1 PCH_SPI_CS0#_R
 TP18 1 PCH_SPI_CLK_R
 TP19 1 PCH_SPI_SI_R
 TP20 1 PCH_SPI_SO_R
 TP21 1 BIOS_WP#
 TP22 1 HOLD#

PCH SPI ROM(CLG)





1005 Change P/N to DFHS08FS023(Socket)

SMBus/Pull-up(CLG)





Functional Strap Definitions



DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET



No Boot:
The signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.



No Boot:
The signal has a weak internal pull-down.
0 = Disable No Reboot mode.
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.



No Boot:
The signal has a weak internal pull-down.
0 = LPC is selected for EC.
1 = eSPI is selected for EC.

Quanta_Confidential

Need apply PN

DIS only

dGPU

WLAN

LAN

HDD

SATA/SSD

U1H

SKL_ULI ?

PCIE/SB3/SATA

SSIC/USB3

USB2

*SKL_ULI REV=1

? 8 OF 20

USB3.0 Small Board
DB 1SPD 9/29USB3.0 Small Board
DB 1SPD 9/292017/9/29
To USB3 Type C2017/9/29
To USB3 Type CUSB3.0 Small Board
DB 1SPD 9/29

Combo USB3.0 Small Board

Camera

Type C 9/29

IR CAM

for Cardreader IC 9/29

WLAN

Touch Screen

PLACE 'Ra' WITHIN 500 MILS

FROM USB2 COMP PIN WITH

TRACE IMPEDANCE LESS THAN 0.5 OHMS

If OTG is not implemented on the platform,
then USB2_ID and USB2_VBUSSENSE should both
be connected to ground.

GPIO35:
SSD SATA IF => High
SSD PCIE IF => Low

DIS ONLY

DIS ONLY

2016/9/7
For Base-U the SATA1B/SATA2 delete

PCI-E Port Mapping Table

PCI-E Port	Function	CLK RQ Port	Function
Port1	dGPU	Port0	VGA
Port2	dGPU	Port1	Un-used
Port3	dGPU	Port2	Un-used
Port4	dGPU	Port3	WLAN
Port5	WLAN	Port4	LAN
Port6	LAN	Port5	Un-used
Port7	HDD		
Port8	SATA SSD		
Port9	Un-used		
Port10	Un-used		
Port11	Un-used		
Port12	Un-used		

USB3.0 Port Mapping Table


USB3.0	Function
PORT-1	USB3.0 MB-1
PORT-2	Cobine USB3.0 Small Board
PORT-3	NC
PORT-4	NC

1005 Change Name from DEVSLP2 to DEVSLP0
DEVSLP0 and GC6_FB_EN SWAP


1005 GPIO35 and ACC_LED# SWAP


USB2.0 Port Mapping Table

USB2.0	Function
PORT-1	USB3.0 Small Board
PORT-2	USB3.0 Small Board
PORT-3	Camera
PORT-4	Type C
PORT-5	IR CAM
PORT-6	Cardreader IC
PORT-7	WLAN
PORT-8	Touch Screen
PORT-9	NC
PORT-10	NC


[illegible]


The 24 MHz (50 Ohm ESR) XTAL used for Skylake-U needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-U.







26 ACZ_SYNC_A
26 ACZ_RST#_A
26 ACZ_SDOOUT_A
26 BIT_CLK_A

[illegible]

 BU5	PROJECT : NFLP_KBLU_DR Quanta Computer Inc.		
	Size Custom	Document Number 14 – SKYLAKE 13/15 (GPIO)	Rev 1A
Date: Tuesday, December 27, 2016 Sheet 14 of 49			





Quanta_Confidential










PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size	Document Number	Rev
	16 -- SKYLAKE 15/15 XDP&APS *	1A
Date: Tuesday, December 13, 2016	Sheet	16 of 49














Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111



VRAM Configuration Table

RAMCFG	DESCRIPTION	Vendor	Vendor P/N	Strapping	TOP B/S	QBC
0000	DDR3 256Mx16, 64bit, 4Gb, 900MHz	HYNIX	H5TC4G63CFR-NOC	0x5	AKD5PZDTW01	AKD5PZDTW02
0101	DDR3 256Mx16, 64bit, 4Gb, 900MHz	Micron	MT41J13256M16LY-091G:N	0x3	AKD59GSTL01	AKD59GSTL00
0011	DDR3 256Mx16, 64bit, 4Gb, 900MHz	SAMSUNG	K4W4G164GE-BC1A	0x4	AKD5PGDT500	AKD5PGDT501
0100	DDR3 512Mx16, 64bit, 4Gb, 900MHz	Micron	MT41K512M16HA-107G:A	0x9	AKD5QGSTL05	AKD5QGSTL09
1001	DDR3 512Mx16, 64bit, 4Gb, 900MHz	HYNIX	H5TC8G63CMR-11C	0xF	AKD5QFDTW00	AKD5QFDTW01
1111	DDR3 512Mx16, 64bit, 4Gb, 900MHz					

GPIO ASSIGNMENTS

GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMMORY_VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding

19,21,44,46 +3V_GFX
19,45,46 +3V_AON
20,23,24,45 +1.5V_GFX







PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size Document Number
16 - SKYLAKE 15/15 XDP&APS * Rev 1A
Date: Tuesday, December 27, 2016 Sheet 22 of 49




Rank0





The diagram shows two horizontal lines representing signal traces. The top line is labeled **VMA_CLK1** and the bottom line is labeled **VMA_CLK1#**. A vertical resistor symbol, labeled **R1411** and **162_4**, connects the two lines.









LID Switch




eDP Conn.






the Part is for FHD/先以此料為主






Analog



+5V_AVDD >40mils trace



Mute LED改用Mic2-Vrefo-R
Mic偏壓改用Mic2-Vrefo-L





place to under codec




PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size	Document Number	Rev
Custom	28 -- Codec ALC3258-CG	1A
Date: Tuesday, December 13, 2016	Sheet 26 of 49	


HDMI CONN





HDMI SMBus Isolation



Close to HDMI connector



EMI Solution





Head Phone out


Quanta_Confidential

For SWR mode support RTL8111HSH & 8107
Stuff: La, Ca, Cb




* Place Ca,Cd,Ce,Cf for RTL8111H(S) & RTL8107
close to each VDD10 pin-- 3, 22, 8, 30
* Place Cg,Ch for RTL8111H(S) & RTL8107
close to each VDD10 pin-- 22(reserved)



* Place Cj and Ck, close to each VDD33 pin-- 11, 32 for RTL8111H(S) & 8107
* For surge improvement, place Cm and Cn, close to each VDD33 pin-- 11, 32(optional)




For SWR mode support RTL8111HSH & 8107
Stuff Co, Cp



if ISOLATEB pin pull-low,
the LAN chip will not drive it's PCI-E outputs
(excluding PCIE_WAKE# pin)


Quanta_Confidential

For 10/100 : Ua




1st source : NS681684 DB0LE6LAN20
2nd source : N-3110M DB0Y11LAN00

For Giga : Ub





For GIGA
BOT:GST5009B LF,DB0Z06LAN00
FCE: NS892407 ,DB0LL1LAN00

For 10/100 stuff only & Close RJ45




RJ45







UART for Win7 WHQL DEBUG




Place Back to Back La

Daughter Board

1123 Add PWR LED MOS Circuit




Power Board




USB3.0

USB3.0 Re-driver IC

USB3.0 re-driver IC



Layout Notes:
Stubs Trace less than 150mil




Quanta Confidential


USB3.0

USB3.0 Re-driver IC

USB3.0 re-driver IC




Layout Notes:
Stubs Trace less than 150mil



Daughter Board

For Audio layout routing



USB3.0 connect to DB
(1SPD)

USB2.0 connect to DB
(1SPD)

USB3.0 connect to DB
(1SPD)

USB2.0 connect to DB
(1SPD)




USB2.0 to DB for CR5141
(1SPD)





PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size Custom	Document Number 31 - USB SW & TYPE-C-TP525810	Rev 1A
Date: Friday, December 16, 2016	Sheet 29 of 49	



USB2.0



TYPE C USB3.0 ESD



CC1	CC2	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5A	1.67 A	NA
1	1	3.0A	3.34 A	1.77 A




TPS25810 Port	CC1	CC2	OUT	VCONN On CC for CC1	TPS25810 Response	POLB	UFPb	AUDIOb	DEBUb
Nothing Attached	OPEN	OPEN	OPEN	NO	H-Z	H-Z	H-Z	H-Z	H-Z
UFP Connected	Rd	OPEN	IN1	NO	H-Z	LOW	H-Z	H-Z	H-Z
UFP Connected	OPEN	Rd	IN1	NO	LOW	LOW	H-Z	H-Z	H-Z
Powered Cable/No UFP Connected	OPEN	Ra	OPEN	NO	H-Z	H-Z	H-Z	H-Z	H-Z
Powered Cable/No UFP Connected	Ra	OPEN	OPEN	NO	H-Z	H-Z	H-Z	H-Z	H-Z
Powered Cable/UFP Connected	Rd	Ra	IN1	CC1	LOW	LOW	H-Z	H-Z	H-Z
Powered Cable/UFP Connected	Ra	Rd	IN1	CC1	LOW	LOW	H-Z	H-Z	H-Z
Debug Accessory Connected	Rd	Rd	OPEN	NO	H-Z	H-Z	H-Z	LOW	H-Z
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	H-Z	H-Z	LOW	H-Z	H-Z




PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size	Document Number	Rev
Custom	32 - USB SW & TYPE-C - TPS25810	1A
Date	Tuesday, December 13, 2016	Sheet 80 of 49


KEYBOARD Con.



KEYBOARD PULL-UP





KB LIGHT CONN




Touch Pad Connector

31




FAN




TPM (2.0)

32




Accelerometer Sensor



IR CAM


current:4A



PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size Custom	Document Number 34 -- TPM/G-Sensor/IR CAM	Rev 1A
Date: Tuesday, December 13, 2016	Sheet	32 of 49

SATA SSD




eMMC

SATA ODD


33

Screw Hole




Quanta_Confidential


SATA HDD





SATA LED



WLAN



Mini Card
WLAN/BT(Optional)

Support Wake Function(Reserve)



0302 Reserved the MOSFET at CLKREQ# even the current leakage test passed for HP requested

For EMI Suggestion





Remove Net RF_LINK# and need check if Ra and Rb can be NI





PROJECT : NFLP_KBLU_DR
Quanta Computer Inc.

Size: Custom Document Number: 36 -- HDD/WLAN(NGFF) Rev: 1A
Date: Tuesday, December 13, 2016 Sheet: 34 of 49




3S1P 41W hr

- +VIN 25,31,36,38,39,42,43,44,45,48
- +3VS5 4,10,15,34,35,38,39,40,46,49
- +5VS5 4,26,29,30,38,39,40,41,42,44,45,46,49
- +3VPCU 6,13,29,31,34,35,36,47
- +5VPCU 26,36,46,49



USB Charge Support	Ra	Rb
No support	Stuff	NA
Support	NA	Stuff



Rds(on) 14m ohm

+2.5VVSUS +/- 3%
Countinue current: 2A
Peak current: 3A
OCP minimum: 4A

VO = (0.8(R1+R2)/R2)
R2 < 120Kohm


+2.5VSUS +/- 3%
Countinue current:2A
Peak current:3A
OCP minimum:4A

$$V_O = (0.8(R_1 + R_2) / R_2)$$


$$R_2 < 120 \text{ Kohm}$$



Size	Document Number DDR4 (G5619RZ1U)	Rev 1A
Date	Tuesday, December 13, 2016	Sheet 38 of 49



Quanta_Confidential


$$V_O = (0.8(R_1 + R_2)/R_2)$$


$$R_2 < 120 \text{ K}\Omega$$

+1.0V	2,4,6,35
+3VSS	4,10,15,34,35,37,38,39,46,49
+5VSS	4,26,29,30,37,38,39,41,42,44,45,46,49
+VCCIO	2,6
+1.2VSUS	3,6,17,18,38,46
+VCCSTPLL	2,4,5,6,9,41
+1.0V_DEEP_SUS	9,13,15,39
+1.2V_VCCPLL_OC	6
MAINON	35,38,39,49

Volume Segment
Vcc_ST: 0.12A
Vcc_PLL: 0.12A

<= 10ms, full load ready
(Vcc_ST+Vcc_PLL)


Imax:0.24A



Volume Segment
Vcc_STG: 0.04A
Vcc_IO: 3.4A


<= 10ms full load ready

Imax:3.4A **Imax:0.04A**




Quanta Confidential

<= 240us, full load ready
TDC:0.26A








+VIN 25,31,36,37,38,39,43,44,45,48
+5VSS 4,26,29,30,37,38,39,40,41,44,45,46,49




For U42 --> Add These Components




+VIN 25,31,36,37,38,39,42,44,45,48
 +5VS5 4,26,29,30,37,38,39,40,41,42,44,45,46,49
 +VCCSA 6,41
 +VCCGT 7,41







+VIN 25,31,36,37,38,39,42,43,44,48
 +5VS5 4,26,29,30,37,38,39,40,41,42,44,46,49
 +1.5V_GFX 20,23,24




+VIN 25,31,36,37,38,39,42,43,44,45,48
 +3VS5 4,10,15,34,35,37,38,39,40,49
 +5VS5 4,26,29,30,37,38,39,40,41,42,44,45,49
 +3V_GFX 19,21,22,44
 +3V_AON 19,22,45
 +1.2VSUS 3,6,17,18,38,40
 +1.05V_GFX 19,20,21




+3VPCU 6,13,29,31,34,35,36,37
+BAT_RTC 4,13,15,29,36



EMI request for ISN





EMI request for ISN



Quanta_Confidential

+3V	2,4,10,11,12,13,14,15,17,18,19,20,21,25,26,27,28,29,31,32,33,34,35,41,44
+5V	25,26,27,31,32,34
+VIN	25,31,36,37,38,39,42,43,44,45,48
+3VS5	4,10,15,34,35,37,38,39,40,46
+5VS5	4,26,29,30,37,38,39,40,41,42,44,45,46
+3VSUS	31
+5VPCU	26,36,37,46
+3VLAVCC	28



Quanta_Confidential